
Topology Workbench-如何判斷ibis Model是否有包含package length
Version: Sigrity2023.1
判斷方法: 其關鍵字為pin RLC,如下圖紅框處,有勾選package…

PowerDC如何自定義PCB疊構材質
Version: Sigrity2021
Step1: 從Library中,選取一個類似的材料,例如:…

PowerDC如何兩顆零件上架設散熱片
Version: Sigrity2022
Step1: Select Thermal Components。
Step2:…

Topology Workbench-如何縮短眼圖模擬時間
Version: Sigrity2023.1
方法1: 將Minimum # of Bits 數量調小至10000筆…

Allegro 如何針對已走對線變更線寬與間距
版本:v16.6 以上
我們在Layout時,常常遇到對線(Diff.…

CadenceTECHTALK: Design, Simulate, and Validate Your Circuit with PSpice
24 April 2024
Alok Tripathi, Senior Product Engineering Architect,…